



PCI-SIG ~~DRAFT~~ ENGINEERING CHANGE ~~REQUEST~~NOTICE

TITLE:	Native PCIe Enclosure Management
DATE:	April-May 06 <u>17</u> 8, 2017
AFFECTED DOCUMENT:	PCI Express Base Spec. Rev. 3.x
SPONSOR:	Intel, Dell EMC, Microsemi, <Others?> (On behalf of NVMe-MI Working Group)

5 **Part I**

1. Summary of the Functional Changes

Defines mechanisms for simple storage enclosure management for NVMe SSDs, consistent with established capabilities in the storage ecosystem, with the first version of this capability defining a register interface for LED control.

- 10 This ECN defines a new PCI Express extended capability called Native PCIe Enclosure Management (NPEM).

2. Benefits as a Result of the Changes

- 15 Incumbent SAS/SATA storage ecosystem establishes a user interface model for ~~visual~~ indication of drive status (e.g., In a Failed Array, In a Critical Array, Rebuilding, Predicted to Fail, etc.)and integrates the logic inside a central SAS/SATA controller or an SAS Host Bus Adapter (HBA) that is separate from the drives.

- 20 In NVMe, the controller/HBA is part of each drive thus the notion of a separate central controller is eliminated. In typical whitebox server implementations for NVMe, enclosure function is inside a root port or a downstream switch port to which NVMe drive is connected. This takes the enclosure function outside of the NVMe subsystem and brings it under the purview of PCIe.

Through the mechanisms defined by this ECR, PCIe will provide an enclosure/LED capability/control model for NVMe drives/storage arrays that the incumbent storage technologies (e.g., SAS, SATA) already support.

3. Assessment of the Impact

NPEM will be an optional capability. There is no impact to hardware/software that do not support the new mechanisms. New storage hardware and software elements are expected to take advantage of the new capability defined herein.

5 4. Analysis of the Hardware Implications

Implementations that support NPEM capability will need to support new register interface and associated hardware logic to support the functionality/behaviors defined in this document. This capability can be supported inside an NVMe drive (PCIe endpoint), inside a root port, or inside a switch's downstream port.

- 10 This ECR only defines the register interface for software/firmware. The hardware details of how the LED control signals travel from root/switch downstream ports to the storage enclosure backplane, as well as the details of LED blink patterns are outside the scope of this ECR.

5. Analysis of the Software Implications

- 15 No changes are required to existing software, and existing software will not benefit from this feature.

New firmware/software is required to achieve the benefits associated with this capability.

It is intended that this capability can be controlled through non-vendor-specific software or through vendor-specific software, which would typically support a broader/richer feature set, and capability is defined to support both approaches.

20 6. Analysis of the C&I Test Implications

None anticipated other than the read/write register tests.

Part II

Detailed Description of the change

Modify Terms and Acronyms as shown:

Terms and Acronyms

...

NPEM

Native PCIe Enclosure Management

SSD

Solid State Drive

...

5

Add new section:

6.x. Native PCIe Enclosure Management

10 NPEM is an optional PCIe ~~extended~~ Extended capability Capability that defines provides mechanisms for simple storage enclosure management. This mechanism is designed to provide management for enclosures containing PCIe SSDs; that is consistent with the established capabilities in the storage ecosystem.

This section defines the architectural aspects of the mechanism. The NPEM extended capability is defined in section 7.x.y.

15 An enclosure is any platform, box, rack, or set of boxes that contain one or more PCIe SSDs. The NPEM capability provides storage related enclosure control (e.g., status LED control) for a PCIe SSD. The NPEM capability may reside in a Downstream port, or an Endpoint (i.e., the PCIe SSD). The ~~diagram~~ Figure 6-x1 shows an example configuration with a single Downstream Port containing the NPEM capability and vendor specific logic to control the associated LEDs. ~~below shows the NPEM and enclosure in an example configuration. In this example configuration, NPEM exists one per PCIe slot.~~

20




Figure 6-x1 Figure: Example NPEM Configuration using a Downstream Port

Figure 6-x2 shows an example configuration with the NPEM capability located in the Upstream Port (in this case, the SSD function).




Figure 6-x2: Example NPEM Configuration using an Upstream Port

Software issues an NPEM command by writing to the NPEM Control register to ~~request~~ change the visual indications for associated with an SSD state. NPEM Command is a single write to the NPEM Control register that changes the state of zero or more bits. NPEM indicates a successful completion to software using a simple the command completed mechanism. The sequence diagram Figure 6-x3 below shows the overall flow.

This specification defines the software interface provided by the NPEM capability. ~~Note that the PCIe port~~ The Port to enclosure interface, enclosure, enclosure to LED interface, number of LEDs per SSD, and associated LED blink patterns corresponding to each SSD state are all beyond outside the scope of this specification.




Figure 6-x3: NPEM Command Flow

NPEM provides a mechanism for system Software can to issue a reset to the LED control element within the enclosure by means of the NPEM Reset mechanism, which is

independent of the PCIe link itself. The NPEM command completed mechanism also applies to NPEM ~~reset~~Reset.

- 5 NPEM ~~capability~~ mechanism is ~~architecturally~~ orthogonal to PCIe hot plug mechanisms, and ~~any~~A hardware relationships between the two that may exist in them is vendor specific and ~~specific implementation~~ are outside the scope of this document.

Storage system admin or software controls the ~~visual~~ indications for various device states through the NPEM capability.

Implementation Note

- 10 The following ~~table~~Table 6-x1 shows an example of NPEM states and a possible meaning that some enclosures may implement.

Table 6-x1: NPEM States

<u>NPEM State</u>	<u>Actor</u>	<u>Definition</u>
<u>OK</u>	<u>System Admin or Storage Software</u>	<u>OK state may mean the drive is functioning normally. The NPEM OK state may implicitly mean that an SSD is present, powered on, and working normally as seen by the software. A more granular indication of drive not physically present or present but not powered up are both outside the scope of this specification.</u>
<u>Locate</u>	<u>System Admin</u>	<u>Locate state may mean the specific drive is being identified by an admin.</u>
<u>Fail</u>	<u>Storage Software</u>	<u>Fail state may mean the drive is not functioning properly</u>
<u>Rebuild</u>	<u>Storage Software</u>	<u>Rebuild state may mean this drive is part of a multi-drive storage volume/array that is rebuilding or reconstructing data from redundancy on to this specific drive.</u>
<u>PFA</u>	<u>Storage Software</u>	<u>PFA stands for Predicted Failure Analysis. This state may mean the drive is still functioning normally but predicted to fail soon.</u>
<u>Hot Spare</u>	<u>Storage Software</u>	<u>Hot Spare state may mean this drive is marked to be automatically used as a replacement for a failed drive and contents of the failed drive may be rebuilt on this drive.</u>
<u>In A Critical Array</u>	<u>Storage Software</u>	<u>In A Critical Array state may mean the drive is part of a multi-drive storage array and that array is degraded.</u>
<u>In A Failed Array</u>	<u>Storage Software</u>	<u>NPEM In A Failed Array state may mean the drive is part of a multi-drive storage array and that array is failed.</u>

<u>Invalid Device Type</u>	<u>Storage Software</u>	<u>Invalid Device Type state may mean the drive is not the right type for the connector (e.g., U.2 supports SAS and NVMe drives and this drive state indicates that a SAS drive is plugged into an NVMe slot).</u>
<u>Disabled</u>	<u>Storage Software</u>	<u>Disabled state may mean the drive in this slot is disabled. A removal of this drive from the slot may be safe. The power from this slot may be removed.</u>

7.x. Native PCIe Enclosure Management Extended Capability

The Native PCIe Enclosure Management Extended Capability (NPEM) is an optional extended capability that is permitted to be implemented by Root Ports, Switch Downstream Ports, and Endpoints.




Figure 7-x1 NPEM Extended Capability

7.x.1. Native PCIe Enclosure Management Extended Capability Header (Offset 00h)




Figure 7-x1 NPEM Extended Capability Header

Table 7-x1 Native PCIe Enclosure Management Extended Capability Header

<u>Bit Location</u>	<u>Register Description</u>	<u>Attributes</u>
<u>15:0</u>	<p><u>PCI Express Extended Capability ID</u> – This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.</p> <p>PCI Express Extended Capability ID for the NPEM Extended Capability is <!!!>.0029h.</p>	<u>RO</u>
<u>19:16</u>	<p><u>Capability Version</u> – This field is a PCI-SIG defined version number that indicates the version of the capability structure present.</p> <p>Must be 1h for this version of the specification.</p>	<u>RO</u>
<u>31:20</u>	<p><u>Next Capability Offset</u> – This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities.</p>	<u>RO</u>

7.x.2. Native PCIe Enclosure Management Capability Register (Offset 04h)

- 5 The NPEM Capability Register contains an overall NPEM capable bit and a bit map of states supported in the implementation. Implementations are required to support OK, Locate, Fail, and Rebuild states if NPEM capable bit is Set to 1b. All other states are optional.
- Use of Enclosure Specific bits is outside the scope of this specification.




Figure 7-x2 NPEM Capability Register

5 Table 7-x2 Native PCIe Enclosure Management Capability Register

Bit Location	Register Description	Attributes
<u>0</u>	NPEM Capable -When Set, this bit indicates that the enclosure has NPEM functionality.	HwInit
<u>1</u>	NPEM Reset Capable - A value of 1b indicates support for the optional NPEM Reset mechanism described in <Section 6.x.>. This capability is independently optional.	HwInit
<u>2</u>	NPEM OK Capable - When Set, this bit indicates that enclosure has the ability to indicate the NPEM OK state. This bit must be Set if NPEM Capable is also Set.	HwInit
<u>3</u>	NPEM Locate Capable - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Locate state. This bit must be Set if NPEM Capable is also Set.	HwInit
<u>4</u>	NPEM Fail Capable - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Fail state. This bit must be Set if NPEM Capable is also Set.	HwInit

<u>5</u>	<u>NPEM Rebuild Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Rebuild state. This bit must be Set if NPEM Capable is also Set.	<u>HwInit</u>
<u>6</u>	<u>NPEM PFA Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM PFA state. This capability is independently optional.	<u>HwInit</u>
<u>7</u>	<u>NPEM Hot Spare Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Hot Spare state. This capability is independently optional.	<u>HwInit</u>
<u>8</u>	<u>NPEM In A Critical Array Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM In A Critical Array state. This capability is independently optional.	<u>HwInit</u>
<u>9</u>	<u>NPEM In A Failed Array Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM In A Failed Array state. This capability is independently optional.	<u>HwInit</u>
<u>10</u>	<u>NPEM Invalid Device Type Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Invalid Device Type state. This capability is independently optional.	<u>HwInit</u>
<u>11</u>	<u>NPEM Disabled Capable</u> - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Disabled state. This capability is independently optional.	<u>HwInit</u>
<u>23:12</u>	<u>Reserved</u>	<u>RsvdP</u>
<u>31:24</u>	<u>Enclosure Specific</u> - The definition of enclosure specific bits is outside the scope of this specification.	<u>HwInit</u>

7.x.3. Native PCIe Enclosure Management Control Register (Offset 08h)

The NPEM Control Register contains an overall NPEM enable bit and a bit map of states that software controls.

- 5 Use of Enclosure Specific bits is outside the scope of this specification.




Figure 7-x3 NPEM Control Register

Table 7-x3 Native PCIe Enclosure Management Control Register

Bit Location	Register Description	Attributes
0	<p>NPEM Enable-When Set to 1b, this bit enables the NPEM capability. This bit Cleared to 0b disables the NPEM capability.</p> <p>Default value of this bit is 0b</p> <p>When enabled, this capability operates as defined in this specification. When disabled, the other bits in this capability have no effect and any associated indications are outside the scope of this specification.</p> <p>Setting and clearing NPEM Enable is an NPEM command and will result in an NPEM command completion indication when finished.</p>	RW

<u>1</u>	<p><u>NPEM Initiate Reset</u> – If NPEM Reset Capability is 1b, then a write of 1b to this bit initiates NPEM Reset. If NPEM Reset Capability is 0b, then this bit is Reserved.</p> <p><u>The value read by software from this bit is must always be 0b.</u></p> <p><u>Default value of this bit is 0b</u></p> <p><u>Setting NPEM Reset is an NPEM command and will result in an NPEM command completion indication when finished.</u></p>	<u>RW/RsvdZ</u>
<u>2</u>	<p><u>NPEM OK Control</u> – When Set to 1b, this bit specifies that the NPEM OK visual indication be turned ON. This bit Cleared to 0b specifies that the NPEM OK visual indication be turned OFF.</p> <p><u>If NPEM OK Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</u></p> <p><u>Default value of this bit is 0b</u></p>	<u>RW</u>
<u>3</u>	<p><u>NPEM Locate Control</u>- When Set to 1b, this bit specifies that the NPEM Locate visual indication be turned ON. This bit Cleared to 0b specifies that the NPEM Locate visual indication be turned OFF.</p> <p><u>If NPEM Locate Capable bit in the NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</u></p> <p><u>Default value of this bit is 0b</u></p>	<u>RW</u>
<u>4</u>	<p><u>NPEM Fail Control</u> - When Set to 1b, this bit specifies that the NPEM Fail visual indication be turned ON. This bit Cleared to 0b specifies that the NPEM Fail visual indication be turned OFF.</p> <p><u>If NPEM Fail Capable bit in the NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</u></p> <p><u>Default value of this bit is 0b</u></p>	<u>RW</u>
<u>5</u>	<p><u>NPEM Rebuild Control</u> - When Set to 1b, this bit specifies that the NPEM Rebuild visual indication be turned ON. This bit Cleared to 0b specifies that the NPEM Rebuild visual indication be turned OFF.</p> <p><u>If NPEM Rebuild Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</u></p> <p><u>Default value of this bit is 0b</u></p>	<u>RW</u>
<u>6</u>	<p><u>NPEM PFA Control</u> - When Set to 1b, this bit specifies that the NPEM PFA visual indication be turned ON. This bit Cleared to 0b specifies that the NPEM PFA visual indication be turned OFF.</p> <p><u>If NPEM PFA Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</u></p> <p><u>Default value of this bit is 0b</u></p>	<u>RW</u>

<u>7</u>	<p><u>NPEM Hot Spare Control</u> - When Set to 1b, this bit specifies that the NPEM Hot Spare visual-indication be turned ON. This bit Cleared to 0b specifies that the NPEM Hot Spare visual-indication be turned OFF.</p> <p>If NPEM Hot Spare Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</p> <p>Default value of this bit is 0b</p>	<u>RW</u>
<u>8</u>	<p><u>NPEM In A Critical Array Control</u> - When Set to 1b, this bit specifies that the NPEM In A Critical Array visual-indication be turned ON. This bit Cleared to 0b specifies that the NPEM In A Critical Array visual-indication be turned OFF.</p> <p>If NPEM In A Critical Array Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</p> <p>Default value of this bit is 0b</p>	<u>RW</u>
<u>9</u>	<p><u>NPEM In A Failed Array Control</u> - When Set to 1b, this bit specifies that the NPEM In A Failed Array visual-indication be turned ON. This bit Cleared to 0b specifies that the NPEM In A Failed Array visual-indication be turned OFF.</p> <p>If NPEM In A Failed Array Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</p> <p>Default value of this bit is 0b</p>	<u>RW</u>
<u>10</u>	<p><u>NPEM Invalid Device Type Control</u> - When Set to 1b, this bit specifies that the NPEM Invalid Device Type visual-indication be turned ON. This bit Cleared to 0b specifies that the NPEM Invalid Device Type visual-indication be turned OFF.</p> <p>If NPEM Invalid Device Type Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</p> <p>Default value of this bit is 0b</p>	<u>RW</u>
<u>11</u>	<p><u>NPEM Disabled Control</u> - When Set to 1b, this bit specifies that the NPEM Disabled visual-indication be turned ON. This bit Cleared to 0b specifies that the NPEM Disabled visual-indication be turned OFF.</p> <p>If NPEM Disabled Capable bit in NPEM Capability register is 0b, this bit is permitted to be read-only with a value of 0b.</p> <p>Default value of this bit is 0b</p>	<u>RW</u>
<u>23:12</u>	<u>Reserved</u>	<u>RsvdP</u>
<u>31:24</u>	<p><u>Enclosure Specific</u> - The definition of enclosure specific bits is outside the scope of this specification.</p> <p>Default value of this field is 00h</p>	<u>RW</u>

7.x.4. Native PCIe Enclosure Management Status Register (Offset 0Ch)

The NPEM Status Register contains the command completed bit to indicate to host software if command completed successfully.

5




Figure 7-x4 NPEM Status Register

Table 7-x4 Native PCIe Enclosure Management Status Register

Bit Location	Register Description	Attributes
--------------	----------------------	------------

<u>0</u>	<p><u>NPEM Command Completed</u>-This bit is Set as an indication to host software that an NPEM command has completed successfully.</p> <p>Default value of this bit is 0b.</p> <p>Software must wait for an NPEM command to complete before issuing the next NPEM command. However, if this bit is not set within 1 second limit on command execution, software is permitted to repeat the NPEM command or issue the next NPEM command. If software issues a write before the Port has completed processing of the previous command and before the 1 second time limit has expired, the Port is permitted to either accept or discard the write. Such a write is considered a programming error, and could result in a discrepancy between the NPEM Control register and the enclosure element state. To recover from such an programming error and return the enclosure to a consistent state, software can must issue another a write to the NPEM Control register which conforms to the NPEM command completion rules.;</p>	<u>RW1C</u>
<u>31:1</u>	<u>Reserved</u>	<u>RsvdZ</u>